


» FMC-SERO «




VITA 57 compliant FPGA Mezzanine Card (FMC)

- » Buffering for up to 16 EIA-232 or 8 EIA-422/EIA-485 Serial Lines
- » Up to 24 General Purpose I/O from FPGA Carrier
- » Front and Rear I/Os
- » Air-Cooled and Conduction-Cooled Builds

Product Overview


FMC-SERO is an FMC HPC single-width module designed to interface with any VITA 57 host board such as Kontron VM6250 and VM6050 SBCs or VX3830 FMC carrier.

The FMC-SERO is a VITA 57 mezzanine which features a High Pin Count (HPC) FMC connector and a 50-pin TYCO 0-787171-5 front connector. For SA build, FMC-SERO features two wrapping areas to select additional ground or GPIO on the connectors.



Board Configuration

» Microswitches



Microswitches Description

SW1 - off (default position): no termination is activated

- 1 on: 100 Ohms resistor between RX1 and RX2 for differential termination
- 2 on: 100 Ohms resistor between RX3 and RX4 for differential termination
- 3 on: 100 Ohms resistor between RX5 and RX6 for differential termination
- 4 on: 100 Ohms resistor between RX7 and RX8 for differential termination

SW3 - off (default position): no termination is activated


- 1 on: 100 Ohms resistor between RX9 and RX10 for differential termination
- 2 on: 100 Ohms resistor between RX11 and RX12 for differential termination
- 3 on: 100 Ohms resistor between RX13 and RX14 for differential termination
- 4 on: 100 Ohms resistor between RX15 and RX16 for differential termination

SW2 - off (default position): serial lines in EIA-422/485 mode

- 1 on: serial lines 1 to 4 operate in EIA-232 mode
- 2 on: serial lines 5 to 8 operate in EIA-232 mode
- 3 on: serial lines 9 to 12 operate in EIA-232 mode
- 4 on: serial lines 13 to 16 operate in EIA-232 mode

» Jumpers / Wrapping Area (SA build only)


RC build features no jumpers, the default configuration being always enforced.



» A Jumpers



Standard/default jumper position
GPIO output on connector(s), n=1 to 24.



Alternate jumper position
Additional GND output instead of GPIO output on connector(s), n=1 to 24.

» B Jumpers

Pin		Pin	
1	VADJ VITA 57	9	+5V
2	TX15	10	TX16
3	TX15_ext	11	TX16_ext
4	Reserved	12	Reserved
5	Reserved	13	Reserved
6	RX15_ext	14	RX16_ext
7	RX15	15	RX16
8	+3.3V	16	GND

Default jumper B positions:

Pins 2-3, 6-7, 10-11, 14-15, allowing RX/TX 15 and 16 to be propagated.

Technical Information

Interface

24 FPGA GPIO front or rear

16 EIA-232 or 8 EIA-422/EIA-485

EIA-232 or EIA-422/EIA-485 mode selection by group of 4 lines through micro switch or FPGA control.

Two of the EIA-485 serial lines have a dedicated transmit enable from FPGA

FMC Connector Pin Assignment

FMC-SERO Pin Assignment

FMC Connector Pin Number	FMC-SERO VITA 57 Signal Name from FPGA	FMC-SERO from FPGA I/O Name	FMC-SERO VITA 57 Signal Name back to REAR I/O	FMC Connector Pin Number back to REAR I/O	FMC Connector Pin Number	FMC-SERO VITA 57 Signal Name from FPGA	FMC-SERO from FPGA I/O Name	FMC-SERO VITA 57 Signal Name back to REAR I/O	FMC Connector Pin Number back to REAR I/O
G6	LA0P	RX1	HA14P	J15	G21	LA20P	GPIO7	HB2P	F22
G7	LA0N	RX2	HA14N	J16	G22	LA20N	GPIO8	HB2N	F23
D9	LA1N	TX1	HA16P	E15	H25	LA21P	GPIO9	HB10P	K31
D8	LA1P	TX2	HA16N	E16	H26	LA21N	GPIO10	HB8P	F28
H7	LA2P	RX3	HA17P	K16	G24	LA22P	GPIO11	HB10N	K32
H8	LA2N	RX4	HA17N	K17	G25	LA22N	GPIO12	HB8N	F29
G10	LA3N	TX3	HA15P	F16	D23	LA23P	GPIO13	HB14P	K34
G9	LA3P	TX4	HA15N	F17	D24	LA23N	GPIO14	HB14N	K35
H10	LA4P	RX5	HA21P	K19	H28	LA24P	GPIO15	HB12P	F31
H11	LA4N	RX6	HA21N	K20	H29	LA24N	GPIO16	HB12N	F32
D12	LA5N	TX5	HA19P	F19	G27	LA25P	GPIO17	HB17P	K37
D11	LA5P	TX6	HA19N	F20	G28	LA25N	GPIO18	HB17N	K38
C10	LA6P	RX7	HA23P	K22	D26	LA26P	GPIO19	HB20P	F37
C11	LA6N	RX8	HA23N	K23	D27	LA26N	GPIO20	HB20N	F38
H14	LA7N	TX7	HB5P	E24	C26	LA27P	GPIO21	HB18P	J36
H13	LA7P	TX8	HB5N	E25	C27	LA27N	GPIO22	HB18N	J37
G12	LA8P	RX9	HB1P	J24	H31	LA28P	GPIO23	HB16P	F34
G13	LA8N	RX10	HB1N	J25	H32	LA28N	GPIO24	HB16N	F35
D15	LA9N	TX9	HB9P	E27	G18	LA16P	DXEN (1)		
D14	LA9P	TX10	HB9N	E28	G19	LA16N	DXEN1516 (1)		
C14	LA10P	RX11	HB11P	J30	G33	LA31P	LED1R_SW2.1 (2)		
C15	LA10N	RX12	HB11N	J31	G34	LA31N	LED1G_SW2.2 (2)		
H17	LA11N	TX11	HB19P	E33	G36	LA33P	LED2R_SW2.3 (2)		
H16	LA11P	TX12	HB19N	E34	G37	LA33N	LED2G_SW2.4 (2)		
G15	LA12P	RX13	HB15P	J33	G30	LA29P	reserved		
G16	LA12N	RX14	HB15N	J34	G31	LA29N	reserved		
D18	LA13N	TX13	HB21P	E36	H34	LA30P	reserved		
D17	LA13P	TX14	HB21N	E37	H35	LA30N	reserved		
C18	LA14P	RX15	HB6P	K28	H37	LA32P	reserved		
C19	LA14N	RX16	HB6N	K29	H38	LA32N	reserved		
H20	LA15N	TX15	HB4P	F25			GND	HA18P	J18
H19	LA15P	TX16	HB4N	F26			GND	HA18N	J19
D20	LA17P	GPIO1	HA20P	E18			GND	HA22P	J21
D21	LA17N	GPIO2	HA20N	E19			GND	HA22N	J22
C22	LA18P	GPIO3	HB3P	E21			GND	HB7P	J27
C23	LA18N	GPIO4	HB3N	E22			GND	HB7N	J28
H22	LA19P	GPIO5	HB13P	E30			GND	HB0P	K25
H23	LA19N	GPIO6	HB13N	E31			GND	HB0N	K26

(1) These signals control TXn outputs of buffers:

level 1: enabled

level 0: disabled

- » DXEN: TX1, TX2, TX3, TX4, TX5, TX6, TX7, TX8, TX9, TX10, TX11, TX12, TX13, TX14
- » DXEN1516 : TX15/TX16 pair

(2) These signals control the LEDs and also override if driven from FPGA the default mode of TXn/RXn buffers set by the switches :

level 1: EIA-422 or 485, LED OFF

level 0: EIA-232, LED ON

- » LED1R_SW2.1: TX1, RX1, TX2, RX2, TX3, RX3, TX4, RX4
- » LED1G_SW2.2: TX5, RX5, TX6, RX6, TX7, RX7, TX8, RX8
- » LED2R_SW2.3: TX9, RX9, TX10, RX10, TX11, RX11, TX12, RX12
- » LED2G_SW2.4: TX13, RX13, TX14, RX14, TX15, RX15, TX16, RX16

Front Connector Pin Assignment (Air cooled version only)

The front connector is of type TYCO Part Number 0-787171-5.



(1) These pin numbers have been corrected since previous datasheet (ref. #FMC-SERO# 10112011MB - Oct. 2011) to reflect actual connector pin assignment.

1	GND	50	RX_1	14	TX_9	37	HB13P_GPIO_5 / GND
2	TX_1	49	HA20P_GPIO_1 / GND	15	RX_10	36	TX_10
3	RX_2	48	TX_2	16	GND	35	RX_11
4	GND	47	RX_3	17	TX_11	34	HB13N_GPIO_6/ GND
5	TX_3	46	HA20N_GPIO_2 / GND	18	RX_12	33	TX_12
6	RX_4	45	TX_4	19	GND	32	RX_13
7	GND	44	RX_5	20	TX_13	31	HB2P_GPIO_7 / GND
8	TX_5	43	HB3P_GPIO_3 / GND	21	RX_14	30	TX_14
9	RX_6	42	TX_6	22	GND	29	RX_15
10	GND	41	RX_7	23	TX_15	28	HB2N_GPIO_8 / GND
11	TX_7	40	HB3N_GPIO_4 / GND	24	RX_16	27	TX_16
12	RX_8	39	TX_8	25	HB8P_GPIO_10 / GND	26	HB10P_GPIO_9 / GND
13	GND	38	RX_9				

Environmental Specification

	SA - Standard Commercial	RC - Rugged Conduction-Cooled
Conformal Coating	Optional	Standard
Airflow	1.5 m/s	NA
Temperature	VITA 47-Class AC1	VITA 47-Class CC4
Cooling Method	Convection	Conduction
Operating	0° to +55°C	-40° to +85°C
Storage	-45° to +85°C	-45° to +85°C
Vibration Sine (Operating)	20/500 Hz: 2g	22/2,000 Hz: 5g
Random	VITA 47-Class V1	VITA 47-Class V3
Shock (Operating)	20g/11 ms Half Sine	40g/20 ms Half Sine
Altitude (Operating)	-1,640 to 15,000 ft	-1,640 to 60,000 ft
Relative Humidity	90% without condensation	95% without condensation

Ordering Information

Article	Part.-No.	Description
SA - Standard Commercial		
FMC-SERO	FMC-SERO-SA-000	Air-cooled FPGA Mezzanine Card
RC - Rugged Conduction-Cooled		
FMC-SERO	FMC-SERO-RC-000	Conduction-cooled FPGA Mezzanine Card
Associated Products		
KIT-FMC	KIT-FMC-DEV	FMC/VITA 57 Development/test kit. Contains: Linux FPGA/ FMC EEPROM drivers, FPGA Test Image, User's Guide, FMC-SERO-SA-000 FMC card, USB FLASH Drive pre-loaded with Linux Fedora + VITA 57 drivers. Compatible with VM6250 (with FMC I/O option)
Driver / Test	DR-6G-FMC	Linux Driver Kit for Development/Test FMC kit
Associated Documentation		
	SD.DT.F79	VITA 57 - Development Kit User's Guide
	SD.DT.F74	VITA 57 - Configuration

CORPORATE OFFICES

Europe, Middle East & Africa

Oskar-von-Miller-Str. 1
85386 Eching/Munich
Germany

Tel.: +49 8165 77 777
Fax: +49 8165 77 219
info@kontron.com

North America

14118 Stowe Drive
Poway, CA 92064-7147
USA

Tel.: +1 888 294 4558
Fax: +1 858 677 0898
info@us.kontron.com

Asia Pacific

17 Building,Block #1, ABP.
188 Southern West 4th Ring Road
Beijing 100070, P.R.China

Tel.: +86 10 63751188
Fax: +86 10 83682438
info@kontron.cn