

## CPCI Backplane Manual

## **PRODUCT DOCUMENTATION**

# PD05 CP3-BP8-M-RIO

Reference ID: 24229 PD05 Revision: 01 Issued: March 01, 2002



The product described in this manual is in compliance with all applied CE standards.



## **Revision History**

Manual/Product Title:		CPCI Backplane Manual: Product Documentation: CP3-BP8-M-RIO		
Reference ID:		24229 PD05		
Rev. Index	В	Date of Issue		
01	Initial Issue		Mar. 01, 2002	

## Imprint

Copyright © 2002 PEP Modular Computers GmbH. All rights reserved. This manual may not be copied, photocopied, reproduced, translated or converted to any electronic or machinereadable form in whole or in part without prior written approval of Modular Computers® PEP Modular Computers GmbH.



#### **DISCLAIMER:**

PEP Modular Computers GmbH rejects any liability for the correctness and completeness of this manual as well as its suitability for any particular purpose.

This manual was realized by: TPD/Engineering, PEP Modular Computers GmbH.



The specific product description provided with this product documentation is part of the PEP's CPCI Backplane manual. For further information, in particular regarding general details as well as safety and warranty statements, refer to the CPCI Backplane Manual, ID 24229.

## 2. CP3-BP8-M-RIO DIN Type M RIO Backplane

The main features of the 3U, 8-slot, DIN type M backplane CP3-BP8-M-RIO, which is designed for rear I/O applications, are described in the following table:

#### Table 1: Distinctive Features of Backplane CP3-BP8-M-RIO

Feature	Specification		
Form Factor	3U		
Size	197.12*128.7 mm		
Number of Slots	8		
Bus Resolution	32 bits: slots 1 to 8		
Bus Frequency	33MHz: slots 1 to 8		
Rear I/O Connectivity	P2 on slots 1 to 8		
Hot-Swap Capability	Yes		
Power Supply Connector	DIN type M		
Redundant Power Supply	-		
Flexible Grounding Option	Yes		
Fan Connector	Yes		
MSD Connector	Yes		
Power LED Connector	Yes		
PS-ON Connector	Yes		
Reset Function Connector	Yes		

### PD05: CP3-BP8-M-RIO

Γ

## 3. Board Layout





Figure 2: CP3-BP8-M-RIO Board Layout (Reverse)



## 4. Signalling Environment

## 4.1 V(I/O) Setting

The backplane provides a block of three high-current terminals (designated as V(I/O)) for connecting V(I/O) to either the +5V or +3.3V power supply. V(I/O) must be connected either to the +5V or the +3.3V input power. It is the responsibility of the system integrator to ensure that the required signalling voltage is implemented and that the backplane P1 connector coding corresponds to the implemented signalling voltage.



### Warning!

Using both 3.3V and 5V boards within the same system may result in damage to your equipment. Please note that the presence of only one 5V board determines a 5V signalling environment. The default setting is 5V.

### 4.2 P1 Connector Coding for V(I/O)

The CompactPCI Specification foresees coding of the P1 connector to correspond to the signalling environment of the PCI bus. For this reason, only boards with universal or the corresponding coding can be physically inserted into the backplane. PEP's factory default setting for V(I/O) is +5V and male, 1567 code, brilliant blue coding keys are used.



#### Warning!

Using boards with an inadequate signalling voltage may result in damage to your equipment. Therefore, when changing the signalling environment from 5V to 3.3V or vice versa, it is mandatory that proper coding keys are used (refer to chapter 3 of the CPCI Backplane Manual, ID 24229, for details).



## 5. Interfaces

### 5.1 Line Connector

The power supply to the backplane is connected by means of the 3-pole Mate-N-Lok connector marked "LINE1" on the reverse side of the backplane.

Figure 3: Orientation and Pinouts of CP3-BP8-M-RIO Connector LINE1



### 5.2 Power Supply Connector



#### Figure 4: Orientation and Pinouts of CP3-BP8-M-RIO DIN type M Power Supply Connector

The input voltages to the power supply unit and the V1 ... V4 output voltages from the power supply unit to the backplane are connected via a 32-position, DIN type M, female power supply connector.



#### Warning!

System integrators must ensure that only power supplies which comply with the pinout as provided in Table 3 are used with this connector!

Pins B2, B5, B28, and B31 do not comply with the CompactPCI Power Interface Specification.

Pin	Function	Pin	Function	Pin	Function
		B.2	L or +DC		
		B.5	N or -DC		
		B.8	N/C		
	_	B.11	PE		
C.13	EN#	B.13	+3.3VL	A.13	INT
C.14	DEG#	B.14	+3.3VL	A.14	INH#
C.15	INT	B.15	+3.3VL	A.15	INT
C.16	+3.3VL	B.16	+3.3VL	A.16	OVF
C.17	+3.3VL	B.17	+3.3VL	A.17	+5VF
C.18	+3.3VL	B.18	+3.3VL	A.18	+3.3VL
C.19	+12VL	B.19	+12VL	A.19	+12VL
C.20	-12VL	B.20	-12VL	A.20	-12VL
		B.22	+5VL		
		B.25	OVL		
		B.28	No Pin Loaded		
		B.31	No Pin Loaded		

#### Table 3: DIN Type M Connector Pinout

L1 = live connection, N = neutral, PE = earth protection; INT = internally connected; N/C = not connected.



#### Warning!

To ensure correct 5V operation of your equipment it is necessary to connect 5VL to 5VF and 0VL to 0VF.

The maximum voltage compensation is 0.25V per line.



### 5.3 Fan Connector

The backplane is equipped with the lockable Molex male connector JP4 for the connection of fans to the 12V power supply of the bus.





### 5.4 MSD Connectors

Two 4-pole Molex male connectors are equipped on the backplane for the connection of mass storage devices (drives) to the +5V/+12V power supply of the bus.

#### Figure 6: Orientation and Pinouts of CP3-BP8-M-RIO MSD Connectors





### 5.5 Auxiliary Signal Connectors

The connection of the auxiliary signals is accomplished by means of the two 5-pole Molex male connectors JP1 and JP2 as well as the 10-pole LPV male connector JP3. The LPV connector JP3 provides the same signals as JP1 and JP2 taken together.

Figure 7: Orientation and Pinouts of CP3-BP8-M-RIO Connectors JP1 and JP2



Figure 8: Orientation and Pinouts of CP3-BP8-M-RIO Connector JP3





This page was intentionally left blank.